Abstract | A Transition Controllable Noise Source (TCNS) generates substrate noises with controlled transitions in size, interstage delay, and direction. The noises are measured in a 100-ps 100-V resolution by a linear substrate voltage detector that uses a front-end PMOS source follow er probing substrate poten tial and a back-end latc h comparator for sampling/digitizing the source follow er output.A 0.4-m CMOS test chip demonstrates the eectiveness of these circuits in performing advanced researches on the substrate noise.
I. Introduction
Mixed-Signal Systems on a Chip (MS-SoC) technology promises further VLSI circuit adv ancemen ts. How ever, signal integrity i s seriously degraded due to interference of digital switching noise with the analog and also digital circuit operations, which is mainly transmitted through the substrate. Practical requirements arise here in establishing reliable noise management methodologies based on exact and detailed understanding of the substrate noise properties.
II. Substrate Noise Source Circuit Design
Many published articles discuss the substrate noise injection and transmitting processes in a small scale circuit, for example, [1] and [2] . Our approach diering from them is the use of a noise source circuit that can generate the substrate noises under controlled transition distributions within a large digital block, and the interest is placed on a forming process of their waveforms.
A transition con trollable noisesource sho wn inFig. 1 w as developed for this purpose. The circuit has a multiphase cloc k (Ck[0:10]) generator, which consists of odd dela y elements in series, and a matrix of noise source bloc ks. The dela yelement has bias voltages V n and V p for regulating rise and fall delay, respectively. Inverse or non-inverse transition among the adjacent noise source bloc ksare selectiv e. The number of noise source bloc ks to be activated by Ck Another piece for accomplishing the research is a linear substrate voltage detector depicted in Fig. 3 . It consists of a P-c hannelsource follo w er(SF) used as a fron t-end lev el shifter and a bac k-endlatch comparator (LC) digitizing the source follo w eroutput voltage (V sf ) by successiv e comparisons with an external step reference voltage with 1V . The source follo w eris isolated from the substrate by an N-type well and has a P + con tact probe pic king up the substrate voltage. The on-chip latch comparator eliminates parasitic passive elements in assembly and in probes of measurement equipment, that can easily degrade detector bandwidth if attached to the SF's output node. A dierential comparator sho wnin Fig. 3(a) w aschosen for the LC because a high temporal resolution could be expected due to the large gain in the positive feedback. The detector realizes a direct probing of the substrate noise with highly linear sensitivit ywithin a designed bandwidth of 2 GHz, and moreover, enables absolute evaluation of the noise, including consideration of polarity. The detector gain can be calibrated by measuring external reference sine waves.
A measurement timing diagram is shown in Fig. 3(b) . Clock pulses 1 3 are used for the comparator, where 1 determines a test point a t T cmp , 2 separates the region of decision from that of oset canceling, and 3 latches the output. The other cloc k P in stimulates the multi-phase cloc k generator of the noise source and is shifted with 1t relativ ely to theT cmp , and the readout process of V sf is carried out at every timing. The series of V sf reproduces a substrate noise waveform, as is the way similar to that in a sampling oscilloscope. Resolutions of 1V = 100 V and 1t = 100 ps are achiev ed in our fully automated substrate noise measurement system. IV. Experimental prototype and measurement examples Figure 4 shows a microphotograph of a test chip fabricated in a 0.4-m CMOS, P-t ypebulk substrate with a single N-well, triple-metal double-poly-Si technology. Circuits w eredesigned with 3.3-V supply voltage. A symmetric axis of the LC faces the TCNS so as to eliminate asymmetry in the noise intensit y due to the disparit y in distance. Exclusive pairs of power supply and return wirings with dedicated bond pads are provided for the noise source and for the detector.
A set of typical measured substrate noises is given in Fig. 5 , where every delayed edge is in a rise transition. Eleven sub-peaks that coincide with the noise source block action driven by the 11 non-inverse phase clocks (Ck[0:10]) are clearly observed in a 100-ps 100-V resolution. Sub-peak amplitudes increase with the number of active noise source blocks. The chip has been tested detailedly for general understanding of the substrate noises in CMOS mixed-signal integrated circuits. Results are reported in [3] .
V. Conclusions
An advanced experimental methodology for quantifying substrate noise properties is demonstrated. (ns) Fig. 5 . Measured substrate noise waveforms with a 100-ps 100-V resolution. All the noise source inverters act in rise transition, and the number of active noise source blocks is taken as a parameter.
